ASIC Intern, IP Design and Verification


 
NVIDIA MMPLEX team is in Shanghai with more than 200 team members. We deliver cutting-edge IP solutions to multiple NVIDIA product lines, for example: datacenter, GeForce, automotive, networking etc. Our IPs include micro-processor, security, DL/CV accelerators, display, video encoder/decoder, image processor etc. We are looking to grow our teams with the smartest people in the world, join us if you want to learn about world’s leading IP technology and development process.
What you’ll be doing:
  • Design & verification of hardware IPs
  • Work with NVIDIA architects to evaluate/improve hardware architecture and algorithm
  • $ads={1}

    Design & verification methodology study
  • Create automation flow to improve engineering efficiency
What we need to see:
  • Master candidate (or equivalent experience) in EE/CS or related field
  • Basic C/C++ knowledge is a must
  • Basic digital circuit/verilog knowledge is a must
Ways to stand out from the crowd:
  • Quick learner, willing to take challenges in a new field
  • Fluent English and good communication skills
  • Scripting knowledge (Perl/Python/Shell) is a plus
  • High level synthesis knowledge is a plus
  • Video/image/CV processing background is a plus
  • Microprocessor/security background is a plus
  • Deep learning background is a plus
NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

$ads={2}


 

.

Post a Comment

Previous Post Next Post

Sponsored Ads

نموذج الاتصال